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Abstract—The implementation of analog neural network and
online analog learning circuits based on memristive crossbar has
been intensively explored in recent years. The implementation
of various activation functions is important, especially for deep
leaning neural networks. There are several implementations of
sigmoid and tangent activation function, while the implementa-
tion of the neural networks with linear activation functions is
an open problem. Therefore, this paper introduces a multilayer
perceptron design with linear activation function. The tempera-
ture and noise analysis was performed. The perceptron showed a
good performance and strong durability to temperature changes.
Index Terms—Multi layer perceptron, crossbar, memristor
I. INTRODUCTION
THE discovery of the memristive elements lead to thepossibility to implement various neural networks on
hardware [1], [2], [3], [4], [5]. There are several recent
works that illustrate the implementation of analog activation
functions for neural networks [6], [4], [1], [7], [2]. Most of
the works illustrate implementation of basic perceptron based
neural networks with sigmoid and tangent activation functions
[6], [4], while the possibility of neural network with other
activation functions is not explored.
In this paper, we illustrate the implementation of the basic
perceptron neural network with linear activation function. We
provide a basic information about the performance of the
memristor and show the simulation of the memristor behavior.
By applying different amplitude of voltage desired resistance
can be obtained. Below threshold voltage memristor acts like
a simple resistor with it last set resistance. During simulations,
memristor was set to different resistance such as 40, 17 kΩ.
Based on the performance of the memristor, we implement
the programming cells of the 2x2 crossbar array and build
a simple perceptron network with linear activation function
circuit. Temperature and noise analysis were performed on
perceptron circuit. The advantages of memristor-based circuit
in terms of area and power dissipation are discussed.
II. MEMRISTOR MODEL
This section provides some background information on
memristor along with its simulation, and it provides some
discussion on different operating ranges of simple memristor
circuit.
A. What is memristor?
Three basic two terminal components, namely, resistor,
capacitor and inductor, are related with four fundamental vari-
ables: voltage, current, charge, and flux[8]. The fourth compo-
nent known as memristor, introduces relation between charge
and flux, dφ = Mdq, where M is defined as memristance[9].
The name memristor(memory resistor) is chosen because
resistance of the memristor defined by the history of current
passing through it[8].
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Fig. 1. Memristor testing circuit
B. Memristor simulation
AC supply voltage is applied to memristor to analyze
memristor behavior. Memristor has its threshold voltage below
which operating resistance does not change[8]. In practice,
different characteristic curves were obtained by altering the
amplitude of voltage supply. Initial resistance of memristor
was set to 50 kΩ.
C. Results
It is noticed that memristor shows two different behaviors
depending on variable voltage. As can be seen from Fig. 2, for
some values of voltage, current changes linearly and has non-
linear behavior in some regions. This can be explained by the
equations (1) and (2) given in report[9]. This means that above
threshold voltage memristor resistance changes non-linearly.
v(t) =
(
Ron
w(t)
D
+Roff (1− w(t)
D
)
)
(1)
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= µv
Ron
D
q(t) (2)
where µv is mobility.
Furhter analysis of memristor show that as the input voltage
increases, current curve gets non-linear. In Fig. 3, four different
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2Fig. 2. Transient analysis of source voltage, v1 and memristor current i1
Fig. 3. Transient analysis of memristor current, i1, behavior for different
input voltages.
Fig. 4. I-V characteristic curve of memristor
current curves are plotted. One which has sharpest change cor-
respond to 1.5 volt input and means that higher theamplitude
of input voltage sharper the change in resistance.
As can be seen from the Fig. 4, it is clear that threshold
voltage is 1V and above this point I-V curve is non-linear.
Below 1V, two straight lines are obtained. Line with larger
gradient represents ON state of the memristor. Similarly,
second line represent OFF state as the resistance is high and
current passing through the memristor is low.
Fig. 5. Resistance setting voltages
By applying right duration or amplitude of pulse as men-
tioned before, desired resistance can be obtained. The formula
for resistance estimation can be found in sub file of memristor
given in appendix which is used in [10], [11] and discussed in
report [11]. Fig. 5 exactly labels the change on resistance of the
memristor in terms of voltage amplitude accross the memristor.
All pulses have duration of 0.2s. Knowing that Roff and Ron
are 62 and 3 kΩ respectively following table I was drawn.
Voltage amplitude, V Obtainedresistance, kΩ
1 Remains the same
1.4 17
2 3
2.5 3
TABLE I
Resistance programming with input voltage
III. MULTI LAYER PERCEPTRON
Perceptron, also termed as single layer perceptron, is a
simple artificial (hardware or software) model of biological
neuron and synapses. The idea of perceptron is to give single
analog or binary output based on several analog or binary
inputs [12].
A. Crossbar Array
Crossbar array could be used as a single or multi layer
perceptron depending on its dimension. For example, 2x2 and
3x3 arrays correspond to two and three layer perceptrons,
respectively. In Fig. 7 2x2 crossbar array is shown. Each
column represents a layer and memristors play a role of
weighted links(synapses).
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Fig. 6. Mutilayer Perceptron
In this kind of array write and read operations can be
implemented. So the perceptron can be trained with the
feedback system. To write on chosen cell voltage applied to
desired column and corresponding ground should be grounded.
Side effect of write operation is that extra current flows appear
on other cells. For example Figs. 7 and 8 show regulated
memristor with blue color and unwanted current flowing
through memristors M2 and M3 labeled with red.
Furthermore, in Fig. 9, 3x3 crossbar array shown with
chosen cell which is programmed and cells with extra current
labelled with red. Extra current in red dots shown in figures
can cause noise errors and lead to extra power consumption.
Possible solutions of this problem are given in [13] with
adding MOSFETS or diodes. After the resistance of each
3VDD/2
M
2
GND VDD/2
M
3
M
4
VDD M
1
Fig. 7. Crossbar array
memristor is set until last, Information(resistance) is read
applying voltage below threshold. In Figs. 10 and 11 the
same behavior as for single memristor can be noticed for the
resistance of memristor which is being programmed. Fig. 12
shows current flow in each of the memristor in 2x2 crossbar
array. If voltage below threshold is applied, V/50kΩ should
flow through the memristor.
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Fig. 9. Add your own figures before compiling
Fig. 10. Resistance curves of four memristors while write operation
Fig. 11. Current flowing in each memristor of 2x2 array while write operation
B. Rectifier Linear activation function
It was mentioned earlier that perceptron has its current
summator and activation function. Circuit for the activation
function is shown in Fig. 13. Diode is addded to the output of
the opamp to cut the negative current flow in the circuit. Output
characteristic of activation function can be observed from Fig.
15. It is clear from figure that output voltage linear dependent
on input voltage and has oV output at negative input as it was
desired. The circuit in Fig. 13 is also knowns as superdiode.
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Fig. 12. Crossbar array with activation function
C. Temperature analysis
Temperature analysis were performed in LTspice for both
crossbar array and activation function. During the test between
-50 and 50◦C any significant change in characteristic curves
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Fig. 13. Linear activation function
Fig. 14. Output voltage and input voltage relation
was noticed. Temperature change had effect only in 2-3
pA range and is hard to differentiate from the graph. This
means that, introduced circuit of perceptron has durability to
temperature change.
D. Noise analysis and error
Noise test was performed in LTspice and from Fig. 15, it
clearly seen that error due to the noise increases as operating
frequency increases. Also, it is noted that after 100Hz error
distribution gets saturated. In addition, error during write
operation of crossbar array increases by the number of write
cycles. According to [14], error increases slowly until 50th
cycle, then sharply decreases along with the number of cycles
is increased further. Also [14] state that, it is difficult to realise
16x16 crossbar array as it has significant error values.
Fig. 15. Noise ration of activation function circuit
E. Area calculation
Memristor is promising device in terms of its size.
Nowadays, 1 mosfet transistor occupy the same area as 8
memristors[15]. Investigation done by [13] state that, mem-
ristor based memory cells have density 3 times greater than
its closest opponent, flash memory. It is 154Gbit.sec for
memristor based circuits and 52 for traditional flash memory.
In size, again, memristor based memory cells are two times
smaller that flash memory where transistors are used.
IV. CONCLUSION
The study presents deep explanation of memristor simula-
tion which is hardly implemented in memristor based crossbar
array. Temperature analysis state that perceptron analyzed in
this study has good performance and potential. Noise analysis
higher than 100Hz show constant error for any frequency
meaning that circuit is durable to noise too. In terms of area
memristor has huge advantage over MOSFETs. Small are use
can lead to reduced power consumptions.
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